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Comparison of phase-shifters for multiphase power converters
A. de Castro, O. Garcia, P. Zumel, T. Riesgo and G. Glez-de-Rivera
Multiphase power converters need multiple driving signals that must be interleaved, i.e. phase-shifted. Two alternative digital phase-shifters are proposed and compared. Both have been designed using a hardware description language, suitable for implementation in field programmable gate arrays or application specific integrated circuits.
Introduction: Much interest has been shown in multiphase switching power converters (see Fig. 1 ). This is due to their advantages when compared to single-phase switching power converters, such as higher current capability, improved dynamic response and reduced harmonics. 
Addition and comparison phase-shifter:
The first proposed phase-shifter is based on adding some constants to the main counter and then comparing each sum to the duty cycle, as shown in Fig. 3 . These sums, which are cyclic (in case of overflow, they start again from zero) are in fact equivalent to phase-shifted counters. In order to obtain homogeneous distribution along the switching cycle, the constants to be added are:
where i is the phase number from 1 to N, N the number of phases and resol the resolution of the duty cycle (number of solutions), which is equal to the range of the counter, i.e. the clock frequency divided by the switching frequency.
Shift-register phase-shifter:
The second possibility is to use the driving signal of the first phase as the input of a shift-register, as shown in Fig. 4 . In this way, a delay is obtained which is equal to the length of the shift-register multiplied by the clock cycle. The total length of the shift-register is at most equal to resol, while each driving signal is extracted from the position obtained by expression (1) . The resulting delays are equivalent to the desired phaseshift operation.
Results and comparison:
Both phase-shifters have been described in a hardware description language, VHDL, and synthesized in FPGA and ASIC devices. Fig. 2 shows the output waveforms of the FPGA implementation for 8 phases and 128 duty cycle resolution using the addition and comparison phase-shifter. The experimental waveforms with the shift-register technique are almost identical, so other comparison criteria are necessary.
The first comparison criterion is closed-loop dynamics. A duty cycle change immediately affects all the phases using the addition and comparison phaseshifter. However, using the shift-register phase-shifter only the first phase is immediately affected. Each phase delay is different, but the average delay is about half a switching period when the number of phases is high enough. In conclusion, the shift-register phase-shifter causes an additional delay of up to half a switching period, which must be taken into account for closed-loop dynamics.
The second comparison criterion is PWM resolution. The shift-register method leads to shorter critical paths (about 15% shorter) because its structure has less combinational logic. Therefore, the shift-register phase-shifter allows a somewhat higher resolution (higher clock frequency). For instance, for an 8-phase phase-shifter, the synthesis results for a Spartan-3 FPGA from Xilinx give a maximum clock frequency of 133.14 MHz when using the addition and comparison phase-shifter and 152.72 MHz with the shift-register phaseshifter. This means an increase of 14.7% in the resolution.
The third comparison criterion is how suitable is each phase-shifter for delaybased or hybrid PWM. The addition and comparison phase-shifter can be adapted including a delay-line in each phase, which demands a larger area. In the case of the shift-register phase-shifter, the shift-register should be substituted by a single delay-line, already present in a single phase delay-line PWM. So the only additional resource would be a multiplexer for each phase.
Therefore, adapting the shift-register architecture is more appropriate for delay-line techniques.
The fourth and last comparison criterion is silicon area, i.e. necessary logic resources. The addition and comparison phase-shifter is very sensitive to the number of phases because each phase needs its own adder and comparator.
The shift-register phase-shifter is not sensitive to the number of phases, as including more phases requires just extracting more driving signals from the already available shift-register. However, it is sensitive to the duty cycle resolution, as the length of the shift-register is proportional to it. Therefore, the shift-register phase-shifter will lead to smaller hardware structures for high number of phases and low duty cycle resolutions. To obtain the boundary between both methods, a complete set of possible configurations (changing the number of phases and the duty cycle resolution) has been synthesized.
The results of the synthesis have been obtained using a complete structure 
